Run any Skill in Manus with one click

vivado-synth

Stars3

Forks0

UpdatedApril 22, 2026 at 23:03

Choose and run optimal synthesis strategy. Use when synthesizing a design, selecting synth directives, auditing BRAM/DSP/LUT inference quality, or improving synthesis QoR.

Installation

Install with Codex or Claude Copy this prompt, paste it into Codex, Claude, or another assistant, and let it review the skill page and install it for you.

Run Skill in Manus

Source

devansh0703

devansh0703/vivaclaw-agent

View GitHub Repository View Creator Repositories

Download

Run Skill in Manus

Related occupationsSOC

Based on SOC occupation classification

Software DevelopersComputer and Mathematical Occupations·SOC 15-1252

SKILL.md

readonly

name	vivado-synth
version	1.0.0
description	Choose and run optimal synthesis strategy. Use when synthesizing a design, selecting synth directives, auditing BRAM/DSP/LUT inference quality, or improving synthesis QoR.
metadata	{"openclaw":{"requires":{"bins":["vivado"]},"emoji":"⚙️"}}

Vivado Synthesis Runbook

1. Strategy Mapping

Profile	Directive	Key Flags
Balanced	Default	`-flatten_hierarchy rebuilt`
High Perf	PerformanceOptimized	`-retiming -flatten_hierarchy full`
Area	AreaOptimized_high	`-resource_sharing on -no_lc`
Fast Iter	RuntimeOptimized	—

2. Synthesis Command Template

synth_design -top <top> -part <part> -directive <dir> -flatten_hierarchy <mode> -fsm_extraction auto -retiming -resource_sharing <on/off>

3. Post-Synth Audit

Utilization: report_utilization -hierarchical -file /tmp/vivaclaw_rpt/synth_util.rpt
RAM Audit: report_ram_utilization -file /tmp/vivaclaw_rpt/synth_ram.rpt
- Fix: Use (* ram_style = "block" *) for large arrays.
DSP Audit: report_dsp_utilization -file /tmp/vivaclaw_rpt/synth_dsp.rpt
- Fix: Ensure pre-adders and MREG/PREG are utilized.
FSM Audit: Check synth.log for encoding (one-hot vs sequential).

4. Complexity Analysis

report_design_analysis -complexity -logic_level_distribution -file /tmp/vivaclaw_rpt/synth_complexity.rpt

Identify Rent Exponent (>0.85 indicates placement congestion risks).

More from this repository

same repository

vivado-flow

devansh0703/vivaclaw-agent

Run a complete Vivado FPGA design flow from RTL sources to bitstream. Use when asked to synthesize, implement, build, or compile an FPGA design. Also handles project creation, checkpoint management, and run orchestration.

2026-04-223

vivado-cdc

devansh0703/vivaclaw-agent

Analyze and fix clock domain crossing violations. Use when CDC violations appear, when auditing multi-clock designs, or when reviewing set_false_path and set_max_delay exceptions for safety.

2026-04-223

vivado-constraints

devansh0703/vivaclaw-agent

Author and audit Vivado XDC constraint files. Use when creating constraints, finding unconstrained paths, debugging timing exceptions, checking clock definitions, or auditing I/O delays for completeness.

2026-04-223

vivado-debug

devansh0703/vivaclaw-agent

Insert ILA and VIO debug cores into a Vivado design. Use when asked to add hardware debug probes, set up ILA trigger conditions, insert VIO for stimulus injection, or generate .ltx probeinfo files.

2026-04-223

vivado-floorplan

devansh0703/vivaclaw-agent

Create Pblock floorplan constraints in Vivado. Use when dealing with placement congestion, SSI multi-die devices, reconfigurable partitions (DFX), or when critical paths need physical locality.

2026-04-223

vivado-flow

devansh0703/vivaclaw-agent

Run a complete Vivado design flow: project creation, synthesis, implementation, bitstream. Use when asked to build, synthesize, implement, or compile an FPGA design from RTL sources.

2026-04-223

name	vivado-synth
version	1.0.0
description	Choose and run optimal synthesis strategy. Use when synthesizing a design, selecting synth directives, auditing BRAM/DSP/LUT inference quality, or improving synthesis QoR.
metadata	{"openclaw":{"requires":{"bins":["vivado"]},"emoji":"⚙️"}}

Vivado Synthesis Runbook

1. Strategy Mapping

Profile	Directive	Key Flags
Balanced	Default	`-flatten_hierarchy rebuilt`
High Perf	PerformanceOptimized	`-retiming -flatten_hierarchy full`
Area	AreaOptimized_high	`-resource_sharing on -no_lc`
Fast Iter	RuntimeOptimized	—

2. Synthesis Command Template

synth_design -top <top> -part <part> -directive <dir> -flatten_hierarchy <mode> -fsm_extraction auto -retiming -resource_sharing <on/off>

3. Post-Synth Audit

Utilization: report_utilization -hierarchical -file /tmp/vivaclaw_rpt/synth_util.rpt
RAM Audit: report_ram_utilization -file /tmp/vivaclaw_rpt/synth_ram.rpt
- Fix: Use (* ram_style = "block" *) for large arrays.
DSP Audit: report_dsp_utilization -file /tmp/vivaclaw_rpt/synth_dsp.rpt
- Fix: Ensure pre-adders and MREG/PREG are utilized.
FSM Audit: Check synth.log for encoding (one-hot vs sequential).

4. Complexity Analysis

report_design_analysis -complexity -logic_level_distribution -file /tmp/vivaclaw_rpt/synth_complexity.rpt

Identify Rent Exponent (>0.85 indicates placement congestion risks).