Run any Skill in Manus with one click

hardware-info

Stars39

Forks2

UpdatedMarch 25, 2026 at 10:07

Hardware spec collection and theoretical peak performance calculation for HPC environments. Prerequisite: skills/ssh-management for remote access.

Installation

Install with Codex or Claude Copy this prompt, paste it into Codex, Claude, or another assistant, and let it review the skill page and install it for you.

Run Skill in Manus

Source

Katagiri-Hoshino-Lab

Katagiri-Hoshino-Lab/VibeCodeHPC

View GitHub Repository View Creator Repositories

Download

Run Skill in Manus

Related occupationsSOC

Based on SOC occupation classification

Software DevelopersComputer and Mathematical Occupations·SOC 15-1252

File Explorer

3 files

SKILL.md

readonly

name	hardware-info
description	Hardware spec collection and theoretical peak performance calculation for HPC environments. Prerequisite: skills/ssh-management for remote access.

Hardware Info

Theoretical Peak Performance

CPU (FP64)

FLOPS = cores × freq(GHz) × 2(FMA) × SIMD_width
SIMD: SSE=2, AVX/AVX2=4, AVX-512=8 (FP64)

GPU (FP64)

FLOPS = SMs × FP64_cores_per_SM × freq × 2(FMA)
Multi-GPU: multiply by GPU count

Memory Bandwidth

BW = channels × bus_width(bit)/8 × freq(MT/s)

Requirements

SE creates hardware_info.md at project start with actual commands on compute nodes
Theoretical peak must be calculated with formula shown
At least one PG verifies via batch job
B/F ratio (Byte/FLOP) must be noted for memory-bound vs compute-bound classification

Details: references/collection_commands.md, references/hardware_info_template.md

More from this repository

same repository

budget-tracking

Katagiri-Hoshino-Lab/VibeCodeHPC

Compute budget management with phase-based termination criteria. Use when checking budget, determining project phase, or making stop decisions.

2026-03-2539

changelog-format

Katagiri-Hoshino-Lab/VibeCodeHPC

ChangeLog.md format spec for VibeCodeHPC. Use when writing or validating ChangeLog entries with compile/job/test/sota fields.

2026-03-2539

compile-warning-handler

Katagiri-Hoshino-Lab/VibeCodeHPC

Compiler warning triage for HPC parallelization. Use when deciding whether to proceed with job execution after compile warnings.

2026-03-2539

context-monitor

Katagiri-Hoshino-Lab/VibeCodeHPC

Context window usage monitoring and auto-compact recovery. Use when context is filling up or after auto-compact occurs. Optional for strong models.

2026-03-2539

environment-setup

Katagiri-Hoshino-Lab/VibeCodeHPC

CLI and dependency installation guidance. Use when setting up VibeCodeHPC on a new environment — local PC, supercomputer, container, etc.

2026-03-2539

hpc-strategies

Katagiri-Hoshino-Lab/VibeCodeHPC

Evolutionary flat-directory exploration strategy for HPC optimization. Use when designing directory hierarchies or planning multi-generation parallelization strategies.

2026-03-2539

name	hardware-info
description	Hardware spec collection and theoretical peak performance calculation for HPC environments. Prerequisite: skills/ssh-management for remote access.

Hardware Info

Theoretical Peak Performance

CPU (FP64)

FLOPS = cores × freq(GHz) × 2(FMA) × SIMD_width
SIMD: SSE=2, AVX/AVX2=4, AVX-512=8 (FP64)

GPU (FP64)

FLOPS = SMs × FP64_cores_per_SM × freq × 2(FMA)
Multi-GPU: multiply by GPU count

Memory Bandwidth

BW = channels × bus_width(bit)/8 × freq(MT/s)

Requirements

SE creates hardware_info.md at project start with actual commands on compute nodes
Theoretical peak must be calculated with formula shown
At least one PG verifies via batch job
B/F ratio (Byte/FLOP) must be noted for memory-bound vs compute-bound classification

Details: references/collection_commands.md, references/hardware_info_template.md