Ejecuta cualquier Skill en Manus
con un clic

Ejecuta cualquier Skill en Manus con un clic

Comenzar

fsdb-analysis

Estrellas23

Forks5

Actualizado14 de julio de 2026 a las 14:45

Analyze FSDB waveforms, debug simulation errors, explore netlist hierarchy, or run Verdi VIA apps in batch mode.

Instalación

Instalar con Codex o Claude Copia este prompt, pégalo en Codex, Claude u otro asistente, y deja que revise la página de la skill y la instale por ti.

Ejecutar en Manus

Fuente

IC-Design-Verify

IC-Design-Verify/wujian100_uvm

Abrir repositorio de GitHub Ver repositorios del creador

Descarga

Ejecutar en Manus

Ocupaciones relacionadasSOC

Basado en la clasificación ocupacional SOC

Ingenieros electrónicos (excepto computadoras)Arquitectura e ingeniería·SOC 17-2072

Explorador de archivos

7 archivos

SKILL.md

readonly

name	fsdb-analysis
description	Analyze FSDB waveforms, debug simulation errors, explore netlist hierarchy, or run Verdi VIA apps in batch mode.
metadata	{"author":"康耀鹏","organization":"personal","contact":"78490223@qq.com"}

fsdb-analysis

Synopsys Verdi VIA (Verdi Interoperable Apps) for FSDB waveform analysis and netlist exploration. Tcl-based apps with Perl batch wrappers + C++ NPI plugins.

Environment

export VERDI_HOME=/eda_tools/synopsys/verdi/W-2024.09-SP1
export PATH="$VERDI_HOME/bin:$PATH"
# Optional: export VCS_HOME=/path/to/vcs  # for Coverage UCAPI

Running Batch Apps

cd $PROJ_HOME/.claude/skills/fsdb-analysis/scripts

# design.f based
./Bin/<app>.pl -f <design.f> -o <output.log> [options]

# DBDIR based
./Bin/<app>.pl -dbdir <simv.daidir> -o <output.log> [options]

# Get help
./Bin/<app>.pl -help

Quick Tool Index

Waveform/FSDB: fsdbSigQ.pl, getRegValues.pl, npiFsdbFreqDuty, wi_merge_fsdb.pl, custom Tcl via $VERDI_HOME/bin/novas -play <script.tcl> -batch

Netlist: getModHier.pl, getModIO.pl, getConstAssign.pl, findInst.pl

Design checks: detectDanglingPort.pl, detectPortZ.pl, detectConstPort.pl

Detailed References

references/architecture.md — three modes (Tcl Apps / Perl Batch / C++ NPI), RC config system
references/tools.md — all tools by category (DesignComprehension / Validation / Manipulation / FsdbInvestigation)
references/fsdb_api.md — NPI FSDB API cheat sheet, built-in FSDB batch tools, custom Tcl script template
references/troubleshooting.md — Tcl pitfalls, file naming conventions, C++ plugin build guide

Más de este repositorio

mismo repositorio

empty-gen

IC-Design-Verify/wujian100_uvm

Generate a minimal blackbox/empty placeholder module (.empty.v) for a DUT by sampling its output port default values from a ksim FSDB waveform. Use when a DUT needs to be replaced by a stub (e.g., a CPU, accelerator, or DSP replaced by a non-functional placeholder) for SoC-level testing. The skill is DUT-agnostic: it works with any SystemVerilog/Verilog module whose FSDB waveform is available.

2026-07-1423

reg-def-gen

IC-Design-Verify/wujian100_uvm

Generate uvm register-model companion headers (C .h for BSP and SystemVerilog .svh for testbench) from a Synopsys DesignWare IP databook text extract. Use when you need to produce project-convention RegDef.h/RegDef.svh files that match the layout used by `dv/simulation/verif_env/soc/header_files/` (one typedef-union per register, per-register offset + addr macros). The skill is IP-agnostic across Synopsys IP families (DW_apb_*, DW_axi_*, DWC_*) provided the input text uses the standard 'N.M.K REG_NAME' section markers and 'Table N-M Fields for Register: NAME' field tables.

2026-07-1423

spec-to-testplan

IC-Design-Verify/wujian100_uvm

Use when the user needs to analyze a design specification (PDF/document) and RTL source to extract verification-relevant information and produce a structured testplan. Covers： spec analysis, FSM extraction, register encoding analysis, and testplan generation. This is the first stage of a UVM verification pipeline -no EDA tools required.

2026-07-1423

testcase-build

IC-Design-Verify/wujian100_uvm

Use when the user needs to generate UVM test cases and virtual sequences from a testplan. Produces test classes, virtual sequences, and updates testname.f. Each test follows the standard factory-registered pattern with raise/drop objection. Code generation only -compilation and simulation verification is Stage 5.

2026-07-1423

name	fsdb-analysis
description	Analyze FSDB waveforms, debug simulation errors, explore netlist hierarchy, or run Verdi VIA apps in batch mode.
metadata	{"author":"康耀鹏","organization":"personal","contact":"78490223@qq.com"}

fsdb-analysis

Synopsys Verdi VIA (Verdi Interoperable Apps) for FSDB waveform analysis and netlist exploration. Tcl-based apps with Perl batch wrappers + C++ NPI plugins.

Environment

export VERDI_HOME=/eda_tools/synopsys/verdi/W-2024.09-SP1
export PATH="$VERDI_HOME/bin:$PATH"
# Optional: export VCS_HOME=/path/to/vcs  # for Coverage UCAPI

Running Batch Apps

cd $PROJ_HOME/.claude/skills/fsdb-analysis/scripts

# design.f based
./Bin/<app>.pl -f <design.f> -o <output.log> [options]

# DBDIR based
./Bin/<app>.pl -dbdir <simv.daidir> -o <output.log> [options]

# Get help
./Bin/<app>.pl -help

Quick Tool Index

Waveform/FSDB: fsdbSigQ.pl, getRegValues.pl, npiFsdbFreqDuty, wi_merge_fsdb.pl, custom Tcl via $VERDI_HOME/bin/novas -play <script.tcl> -batch

Netlist: getModHier.pl, getModIO.pl, getConstAssign.pl, findInst.pl

Design checks: detectDanglingPort.pl, detectPortZ.pl, detectConstPort.pl

Detailed References

references/architecture.md — three modes (Tcl Apps / Perl Batch / C++ NPI), RC config system
references/tools.md — all tools by category (DesignComprehension / Validation / Manipulation / FsdbInvestigation)
references/fsdb_api.md — NPI FSDB API cheat sheet, built-in FSDB batch tools, custom Tcl script template
references/troubleshooting.md — Tcl pitfalls, file naming conventions, C++ plugin build guide