Skip to main content
在 Manus 中运行任何 Skill
一键导入

openvaf

// Compile Verilog-A device models with OpenVAF and simulate them in ngspice via OSDI. Use this skill whenever the user wants to: compile a .va file, run a Verilog-A model in ngspice, use OpenVAF, load an OSDI model, test a compact device model, or set up the OpenVAF + ngspice toolchain. Also use when the user mentions OSDI, compact models, BSIM, PSP, HICUM, or wants to simulate custom MOSFET/BJT/diode/varactor models written in Verilog-A. Complements the `veriloga` writing skill and the `ngspice` simulation skill.

$ git log --oneline --stat
stars:20
forks:6
updated:2026年3月15日 09:25
文件资源管理器
19 个文件
SKILL.md
readonly