Run any Skill in Manus
with one click
with one click
Run any Skill in Manus with one click
Get StartedGitHub repository
icer_skill_package
icer_skill_package contains 11 collected skills from tangyangchao578-art, with repository-level occupation coverage and site-owned skill detail pages.
skills collected
11
Stars
0
updated
2026-04-07
Forks
1
Occupation coverage
repository explorer
Skills in this repository
creator/repo/skill
skill
occupation
description
updated
physical-design
computer-hardware-engineers-172061
物理设计全流程技能 - 从floorplan到GDSII，完整数字芯片物理设计指导
2026-04-07
architecture-design
computer-hardware-engineers-172061
芯片架构设计技能 - 从需求定义到模块划分，完整指导芯片架构开发
2026-04-07
eda-scripting
software-developers
EDA工具脚本开发技能 - TCL/Python/Makefile 自动化流程最佳实践
2026-04-07
functional-safety-analysis
health-and-safety-engineers-except-mining-safety-engineers-and-inspectors
功能安全分析技能 - FMEDA 分析、安全机制设计、ISO 26262 符合
2026-04-07
timing-analysis
electronics-engineers-except-computer
静态时序分析技能 - 时序诊断、收敛优化、签收标准
2026-04-07
uvvm-verification
software-quality-assurance-analysts-and-testers
UVM 验证方法论技能 - 从验证计划到功能覆盖率，完整 UVM 验证平台开发
2026-04-07
power-analysis
electrical-engineerselectronics-engineers-except-computer
功耗分析和优化技能 - 功耗计算、IR降分析、电迁移分析、低功耗优化
2026-04-06
rtl-coding
electronics-engineers-except-computer
RTL 编码技能 - 可综合、可验证、可维护的 RTL 编码最佳实践
2026-04-06
assertion-based-verification
software-quality-assurance-analysts-and-testers
断言验证技能 - SVA (SystemVerilog Assertion) 断言设计和验证最佳实践
2026-04-06
board-bringup
electronics-engineers-except-computer
FPGA原型和板级bringup技能 - 从静态检查到系统测试，完整板级验证指导
2026-04-06
systemverilog
software-developers
SystemVerilog 语言使用技能 - 设计和验证最佳实践
2026-04-06