DLehenbauer

FPGA timing analysis and constraint management for EconoPET gateware. Use for any task involving SDC files, timing constraints, timing violations, setup or hold failures, clock definitions, I/O delay constraints, false paths, multicycle paths, timing reports, timing closure, or static timing analysis (STA).