Skip to main content
The-OpenROAD-Project
Profil créateur GitHub

The-OpenROAD-Project

Vue par dépôt de 23 skills collectés dans 3 dépôts GitHub.

skills collectés
23
dépôts
3
mis à jour
27 sept. 2026
explorateur de dépôts

Dépôts et skills représentatifs

repair-timing-grt
non classé

Investigate OpenROAD global-route repair_timing correctly — the grt "grind"/timeout, hold- and setup-buffer insertion. Covers why a skip-repair (fast) grt measures nothing about repair, why repair_timing must run inside global_route.tcl on the pre-GR ODB, how…

27 sept. 2026
cache-miss
non classé

Ask whether a target is a remote cache hit on this machine without building it (a capture kills every miss as it appears and lists the actions behind it as not reached, minutes on a laptop), and find out why it is not when another machine built it: a few…

26 sept. 2026
dogfooding
non classé

The standing rules learned building XiangShan with bazel-orfs, for any large design: fix the tools and never the design (no multicycle or false-path exceptions, no added RTL registers); hard stops where a problem is made; finish the macros before the parent;…

25 sept. 2026
macro-constraints
non classé

How to constrain a hardened macro or block: only register-to-register paths can fail timing closure, boundary paths are optimization targets written with set_max_delay, and set_input_delay/set_output_delay cannot be written at all without assuming a clock…

23 sept. 2026
macro-selection
non classé

Choose which modules of a large design to harden as macros by their interfaces in space (pins per micron of perimeter, from the RTL) and in time (registered, shallow boundary crossings, from a hierarchical synthesis), then plan the parent floorplan those…

23 sept. 2026
prefer-slang
non classé

Set SYNTH_HDL_FRONTEND=slang for synthesis unless the design's Verilog cannot go through slang; yosys's own Verilog frontend is effectively deprecated for SystemVerilog and its generate-block expansion can take minutes on a netlist that synthesises in…

18 sept. 2026
odb-debug
non classé

Ask a placed or routed design questions through a persistent OpenROAD session on a flow stage's ODB (the odb-debug daemon and its MCP tools): where the macros are, which cells sit inside a macro footprint or in a sliver between macros, what check_placement…

18 sept. 2026
no-paint-drying
non classé

Settle open questions with the human at small scale and fast turnaround (seconds to minutes: synthetic design, checkpoint, single stage, unit test) before any long run, then declare the long run and how many hours it needs no input, and run it unattended with…

18 sept. 2026
Affichage de 8 skills collectés sur 17.
3 dépôts affichés sur 3
Tous les dépôts sont affichés