Ejecuta cualquier Skill en Manus
con un clic

Ejecuta cualquier Skill en Manus con un clic

vivado-flow

Estrellas3

Forks0

Actualizado22 de abril de 2026 a las 23:03

Run a complete Vivado design flow: project creation, synthesis, implementation, bitstream. Use when asked to build, synthesize, implement, or compile an FPGA design from RTL sources.

Instalación

Instalar con Codex o Claude Copia este prompt, pégalo en Codex, Claude u otro asistente, y deja que revise la página de la skill y la instale por ti.

Ejecutar en Manus

Fuente

devansh0703

devansh0703/vivaclaw-agent

Abrir repositorio de GitHub Ver repositorios del creador

Descarga

Ejecutar en Manus

Ocupaciones relacionadasSOC

Basado en la clasificación ocupacional SOC

Desarrolladores de softwareOcupaciones informáticas y matemáticas·SOC 15-1252

SKILL.md

readonly

name	vivado-flow
description	Run a complete Vivado design flow: project creation, synthesis, implementation, bitstream. Use when asked to build, synthesize, implement, or compile an FPGA design from RTL sources.

Vivado Full Flow Runbook

1. Pre-flight Checks

Verify vivado is on PATH.
Confirm target FPGA part number and top module name.
Ensure all RTL (Verilog/VHDL) and XDC files are accessible.

2. Project Creation (In-Memory)

create_project -in_memory -part <part_number>
read_verilog [glob src/*.v]
read_vhdl [glob src/*.vhd]
read_xdc constraints.xdc
set_property top <top_module> [current_fileset]
update_compile_order -fileset sources_1

3. Synthesis

synth_design -top <top_module> -part <part_number> -directive Default -flatten_hierarchy rebuilt -fsm_extraction auto -retiming
write_checkpoint -force /tmp/vivaclaw_post_synth.dcp
report_utilization -file /tmp/vivaclaw_rpt/post_synth_util.rpt

4. Implementation Sequence

opt_design -directive Default
write_checkpoint -force /tmp/vivaclaw_post_opt.dcp
place_design -directive Default
write_checkpoint -force /tmp/vivaclaw_post_place.dcp
phys_opt_design -directive Default
route_design -directive Default
write_checkpoint -force /tmp/vivaclaw_post_route.dcp

5. Post-Route Verification

Timing: Extract WNS/TNS. If WNS < 0, STOP and invoke vivado-timing.
DRC: report_drc -file /tmp/vivaclaw_rpt/post_route_drc.rpt.
Gate: Only run write_bitstream if zero CRITICAL WARNINGS or ERRORS.

6. Bitstream Generation

write_bitstream -force /tmp/vivaclaw_output.bit

Más de este repositorio

mismo repositorio

vivado-flow

devansh0703/vivaclaw-agent

Run a complete Vivado FPGA design flow from RTL sources to bitstream. Use when asked to synthesize, implement, build, or compile an FPGA design. Also handles project creation, checkpoint management, and run orchestration.

2026-04-223

vivado-cdc

devansh0703/vivaclaw-agent

Analyze and fix clock domain crossing violations. Use when CDC violations appear, when auditing multi-clock designs, or when reviewing set_false_path and set_max_delay exceptions for safety.

2026-04-223

vivado-constraints

devansh0703/vivaclaw-agent

Author and audit Vivado XDC constraint files. Use when creating constraints, finding unconstrained paths, debugging timing exceptions, checking clock definitions, or auditing I/O delays for completeness.

2026-04-223

vivado-debug

devansh0703/vivaclaw-agent

Insert ILA and VIO debug cores into a Vivado design. Use when asked to add hardware debug probes, set up ILA trigger conditions, insert VIO for stimulus injection, or generate .ltx probeinfo files.

2026-04-223

vivado-floorplan

devansh0703/vivaclaw-agent

Create Pblock floorplan constraints in Vivado. Use when dealing with placement congestion, SSI multi-die devices, reconfigurable partitions (DFX), or when critical paths need physical locality.

2026-04-223

vivado-impl

devansh0703/vivaclaw-agent

Run Vivado implementation phases: opt_design, place_design, phys_opt_design, route_design. Use when asked to run implementation, choose implementation directives, or re-run specific implementation phases.

2026-04-223

name	vivado-flow
description	Run a complete Vivado design flow: project creation, synthesis, implementation, bitstream. Use when asked to build, synthesize, implement, or compile an FPGA design from RTL sources.

Vivado Full Flow Runbook

1. Pre-flight Checks

Verify vivado is on PATH.
Confirm target FPGA part number and top module name.
Ensure all RTL (Verilog/VHDL) and XDC files are accessible.

2. Project Creation (In-Memory)

create_project -in_memory -part <part_number>
read_verilog [glob src/*.v]
read_vhdl [glob src/*.vhd]
read_xdc constraints.xdc
set_property top <top_module> [current_fileset]
update_compile_order -fileset sources_1

3. Synthesis

synth_design -top <top_module> -part <part_number> -directive Default -flatten_hierarchy rebuilt -fsm_extraction auto -retiming
write_checkpoint -force /tmp/vivaclaw_post_synth.dcp
report_utilization -file /tmp/vivaclaw_rpt/post_synth_util.rpt

4. Implementation Sequence

opt_design -directive Default
write_checkpoint -force /tmp/vivaclaw_post_opt.dcp
place_design -directive Default
write_checkpoint -force /tmp/vivaclaw_post_place.dcp
phys_opt_design -directive Default
route_design -directive Default
write_checkpoint -force /tmp/vivaclaw_post_route.dcp

5. Post-Route Verification

Timing: Extract WNS/TNS. If WNS < 0, STOP and invoke vivado-timing.
DRC: report_drc -file /tmp/vivaclaw_rpt/post_route_drc.rpt.
Gate: Only run write_bitstream if zero CRITICAL WARNINGS or ERRORS.

6. Bitstream Generation

write_bitstream -force /tmp/vivaclaw_output.bit