菜单
SkillsMP 已收集 Arcadia-1/behavioral-veriloga-eval 中的 2 个 Skill。打开任一 Skill 可查看来源和详情。
已展示 2 / 2 个已收集 Skill。
Use when visible/public EVAS simulation is allowed for a Verilog-A voltage-domain model. Covers when EVAS applies, how to run evas-sim, minimal Spectre .scs syntax, save/output files, and common EVAS setup failures. Does not teach Verilog-A authoring.
原文语言：英语
Use when writing, fixing, or reviewing Verilog-A behavioral modules. Focuses on syntax, module/port discipline, state/event modeling, transition outputs, vector handling, and EVAS/Spectre portability. Does not provide circuit-specific recipes or simulation…
原文语言：英语