用 Codex 或 Claude 帮你安装 复制这段 Prompt,粘贴到 Codex、Claude 或其他助手里,让它检查 Skill 页面并帮你完成安装。
直接命令不会经过审查 Prompt;运行前请先检查来源。
npx skills add https://github.com/babyworm/rtl-agent-team --skill sim-tool-profiles命令会保持在同一行。复制前请横向滚动并检查完整内容。
想先保存到本地?可下载 SkillsMP 当前能够提供的文件。
正在显示 SKILL.md
| name | sim-tool-profiles |
| description | Internal reference: sim tool profiles (agent-loaded; do not invoke). |
| user-invocable | false |
scripts/run_sim.shverilator:
scripts/run_sim.sh --sim verilator --top <tb_top> -f rtl/filelist_top.f --outdir sim/reports --traceiverilog:
scripts/run_sim.sh --sim iverilog --top <tb_top> -f rtl/filelist_top.f --outdir sim/reportsvcs:
scripts/run_sim.sh --sim vcs --top <tb_top> -f rtl/filelist_top.f --outdir sim/reportsxrun:
scripts/run_sim.sh --sim xrun --top <tb_top> -f rtl/filelist_top.f --outdir sim/reportsquesta:
scripts/run_sim.sh --sim questa --top <tb_top> -f rtl/filelist_top.f --outdir sim/reportsThe exact binaries and switches run_sim.sh uses per simulator. These are the
shapes each vendor documents; changing them silently breaks the stage.
| Simulator | Compile | Elaborate | Run |
|---|---|---|---|
verilator | verilator --binary (or --cc) | — | generated executable |
iverilog | iverilog -g2012 | — | vvp |
vcs | vcs -full64 -sverilog +v2k -o <exe> | (compile produces simv) | <exe> |
xrun | xrun -compile -sv -xmlibdirname <lib> | xrun -elaborate -sv -xmlibdirname <lib> -top <tb> | xrun -R -xmlibdirname <lib> |
questa | vlib work + vlog -sv -work work | vopt +acc -work work <tb> -o <tb>_opt | vsim -c -work work <tb>_opt -do "..." |
Xcelium gotcha: -compile only parses and analyses — it does not write a
snapshot. -R reinvokes an existing snapshot without recompiling or
re-elaborating, so the -elaborate step is what makes -R work at all. All three
steps must name the same -xmlibdirname.
Code coverage must be enabled at both compile and runtime for all commercial simulators.
| Simulator | Compile Flag | Runtime Flag | Coverage DB | Merge Tool |
|---|---|---|---|---|
| VCS | -cm line+cond+fsm+tgl+branch | -cm line+cond+fsm+tgl+branch -cm_dir <dir>.vdb | .vdb directory | urg -dir *.vdb -format both |
| Xcelium | -coverage all | -coverage all -covworkdir <dir>/cov_work -covscope tb_top | cov_work/ directory | imc -exec merge.tcl |
| Questa | +cover=bcestf (at vlog) | -coverage (at vsim) + -do "coverage save -onexit <file>.ucdb" | .ucdb file | vcover merge out.ucdb *.ucdb |
Questa gotcha: +cover=bcestf at vlog compile is mandatory — runtime -coverage alone collects nothing.
UVM regression runner: {plugin_root}/skills/rtl-p5s-uvm-verify/scripts/run_regression_uvm.sh ({plugin_root} = plugin root from .rat/state/spawn-context.json)
toolstatus (pass or fail)errors_countwarnings_countlog_pathreplay_path